深圳君硅科技有限公司官网 深圳君硅科技有限公司
设为主页   收藏本站      
首页 关于我们 产品展示 库存查询 样品申请 新闻资讯 联系我们
  放大器和线性器件
  音频
  宽带 RF/IF
  时钟和定时
  数据转换器
  芯片/晶圆解决方案
  DLP 产品 & MEMS
  高可靠性产品
  接口
  隔离器件
  逻辑
  电机驱动器
 
产品展示 您现在的位置:君硅科技 > >>产品展示>>DLP 产品 & MEMS>>
TMS320VC5416图片
 产品型号:TMS320VC5416
 库存:2000
 PDF下载:
 样片:申请
 订货:订购
 详细介绍

TMS320VC5416_德州仪器推出数字信号处理器

TMS320VC5416

The TMS320VC5416 fixed-point, digital signal processor (DSP) (hereafter referred to as the 5416 unless otherwise specified) is based on an advanced modified Harvard architecture that has one program memory bus and three data memory buses. This processor provides an arithmetic logic unit (ALU) with a high degree of parallelism, application-specific hardware logic, on-chip memory, and additional on-chip peripherals. The basis of the operational flexibility and speed of this DSP is a highly specialized instruction set.

Separate program and data spaces allow simultaneous access to program instructions and data, providing a high degree of parallelism. Two read operations and one write operation can be performed in a single cycle. Instructions with parallel store and application-specific instructions can fully utilize this architecture. In addition, data can be transferred between data and program spaces. Such parallelism supports a powerful set of arithmetic, logic, and bit-manipulation operations that can all be performed in a single machine cycle. The device also includes the control mechanisms to manage interrupts, repeated operations, and function calls.

产品特性
  • Advanced Multibus Architecture With Three Separate 16-Bit Data Memory Buses and One Program Memory Bus
  • 40-Bit Arithmetic Logic Unit (ALU) Including a 40-Bit Barrel Shifter and Two Independent 40-Bit Accumulators
  • 17- ×17-Bit Parallel Multiplier Coupled to a 40-Bit Dedicated Adder for Non-Pipelined Single-Cycle Multiply/Accumulate (MAC) Operation
  • Compare, Select, and Store Unit (CSSU) for the Add/Compare Selection of the Viterbi Operator
  • Exponent Encoder to Compute an Exponent Value of a 40-Bit Accumulator Value in a Single Cycle
  • Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
  • Data Bus With a Bus Holder Feature
  • Extended Addressing Mode for 8M × 16-Bit Maximum Addressable External Program Space
  • 128K × 16-Bit On-Chip RAM Composed of:
    • Eight Blocks of 8K × 16-Bit On-Chip Dual-Access Program/Data RAM
    • Eight Blocks of 8K × 16-Bit On-Chip Single-Access Program RAM
  • Eight Blocks of 8K × 16-Bit On-Chip Dual-Access Program/Data RAM
  • Eight Blocks of 8K × 16-Bit On-Chip Single-Access Program RAM
  • 16K × 16-Bit On-Chip ROM Configured for Program Memory
  • Enhanced External Parallel Interface (XIO2)
  • Single-Instruction-Repeat and Block-Repeat Operations for Program Code
  • Block-Memory-Move Instructions for Better Program and Data Management
  • Instructions With a 32-Bit Long Word Operand
  • Instructions With Two- or Three-Operand Reads
  • Arithmetic Instructions With Parallel Store and Parallel Load
  • Conditional Store Instructions
  • Fast Return From Interrupt
  • On-Chip Peripherals
    • Software-Programmable Wait-State Generator and Programmable Bank-Switching
    • On-Chip Programmable Phase-Locked Loop (PLL) Clock Generator With External Clock Source
    • One 16-Bit Timer
    • Six-Channel Direct Memory Access (DMA) Controller
    • Three Multichannel Buffered Serial Ports (McBSPs)
    • 8/16-Bit Enhanced Parallel Host-Port Interface (HPI8/16)
  • Software-Programmable Wait-State Generator and Programmable Bank-Switching
  • On-Chip Programmable Phase-Locked Loop (PLL) Clock Generator With External Clock Source
  • One 16-Bit Timer
  • Six-Channel Direct Memory Access (DMA) Controller
  • Three Multichannel Buffered Serial Ports (McBSPs)
  • 8/16-Bit Enhanced Parallel Host-Port Interface (HPI8/16)
  • Power Consumption Control With IDLE1, IDLE2, and IDLE3 Instructions With Power-Down Modes
  • CLKOUT Off Control to Disable CLKOUT
  • On-Chip Scan-Based Emulation Logic, IEEE Std 1149.1 (JTAG) Boundary Scan Logic(1)
  • 144-Pin Ball Grid Array (BGA) (GGU Suffix)
  • 144-Pin Low-Profile Quad Flatpack (LQFP) (PGE Suffix)
  • 6.25-ns Single-Cycle Fixed-Point Instruction Execution Time (160 MIPS)
  • 8.33-ns Single-Cycle Fixed-Point Instruction Execution Time (120 MIPS)
  • 3.3-V I/O Supply Voltage (160 and 120 MIPS)
  • 1.6-V Core Supply Voltage (160 MIPS)
  • 1.5-V Core Supply Voltage (120 MIPS)
参数parametrics
参数 TMS320VC5416
Applications Communications and Telecom Industrial
Operating Systems DSP/BIOS
DSP 1 C54x
DSP Instruction Type Fixed Point
DSP MHz (Max.) 120 160
DSP Peak MMACS 120 160
General Purpose Memory Async SRAM
HPI 1 16-bit HPI
McBSP 3
DMA (Ch) 1 6-Ch EDMA
IO Supply (V) 3.3
Operating Temperature Range (C) -40 to 100
Pin/Package 144BGA MICROSTAR 144LQFP
相关产品Companion parts
型号 名称 产品系列 注释
AFE1230 G.SHDSL 模拟前端 DSL ANALOG FRONT ENDS - DSL CODECS  
数据表?(1)
标题 类型 大小 (KB) 日期
TMS320VC5416 Fixed-Point Digital Signal Processor PDF 880 2008年 10月 13日
勘误表?(1)
标题 类型 大小 (KB) 日期
TMS320VC5416 Digital Signal Processor Silicon Errata PDF 145 2006年 1月 31日
应用手册?(3)
标题 类型 大小 (KB) 日期
通过 McBSP 连接至 TSC PDF 398 2005年 11月 7日
TMS320VC5402A/VC5409A/VC5410A/VC5416 Bootloader 多种文件格式   2006年 6月 27日
Interfacing the ADS8361 to the TMS320VC5416 DSP 多种文件格式   2002年 12月 5日
用户指南?(5)
标题 类型 大小 (KB) 日期
TMS320C54x Chip Support Library API Reference Guide PDF 1647 2003年 5月 5日
TMS320C54x DSP CPU and Peripherals Reference Set Volume 1 PDF 2156 2001年 3月 31日
TMS320C54x DSP Algebraic Instruction Set Reference Set Volume 3 PDF 1115 2001年 1月 31日
TMS320C54x DSP Mnemonic Instruction Set Reference Set Volume 2 PDF 1096 2001年 1月 31日
TMS320C54x DSP Applications Guide Reference Set Volume 4 PDF 1293 1996年 10月 1日
白皮书?(1)
标题 类型 大小 (KB) 日期
“Get smart” with TI’s embedded analytics technology PDF 2059 2012年 5月 30日
设计套件与评估板?(2)
培训内容 型号 类型
THS1408 评估模块 THS1408EVM 评估模块和开发板
TMS320C5416 DSP 入门套件 (DSK) TMDSDSK5416 评估模块和开发板
软件?(2)
培训内容 型号 类型
TMS320C54x DSP 库 SPRC099 软件库
TMS320C54x 芯片支持库 SPRC132 软件库
开发工具?(3)
培训内容 型号 类型
XDS560 高性能调试探针 XDS560 JTAG 仿真器/分析器
C54x UNIX 仿真器 TMDS324L551-09 电路设计和仿真
Code Composer Studio (CCS) 集成开发环境 (IDE) CCSTUDIO 软件开发工具、IDE、编译器
模型?(2)
标题 种类 类型 大小 (KB) 日期
VC5416 GGU BSDL Model BSDL Model ZIP 4?KB 2002年 5月 10日
VC5416 PGE BSDL Model BSDL Model ZIP 4?KB 2002年 5月 10日
订购型号Ordering
型号 状态 温度 (oC) 价格(美元) | Quantity 封装 | 引脚 器件标记 封装数量 | 载体
TMS320VC5416GGU120 ACTIVE -40 to 100 26.94 | 1ku BGA MICROSTAR?(GGU) | 144 DVC5416GGU 120 160
TMS320VC5416GGU160 ACTIVE -40 to 100 29.90 | 1ku BGA MICROSTAR?(GGU) | 144 DVC5416GGU 160 160
TMS320VC5416PGE120 ACTIVE -40 to 100 26.94 | 1ku LQFP?(PGE) | 144 320VC5416PGE 120 TMS 60
TMS320VC5416PGE16 OBSOLETE -40 to 100 联系客服 LQFP?(PGE) | 144    
TMS320VC5416PGE160 ACTIVE -40 to 100 29.90 | 1ku LQFP?(PGE) | 144 320VC5416 PGE 160 TMS 60
TMS320VC5416ZGU120 ACTIVE -40 to 100 26.94 | 1ku BGA MICROSTAR?(ZGU) | 144 DVC5416ZGU 120 1
TMS320VC5416ZGU160 ACTIVE -40 to 100 29.90 | 1ku BGA MICROSTAR?(ZGU) | 144 DVC5416ZGU 160 160
TMSDVC5416GGUR160 OBSOLETE -40 to 100 联系客服 BGA MICROSTAR?(GGU) | 144 DVC5416GGU 160  

这里所列出的美国报价单仅供预算参考,指美元报价(规定订量的每片美元,美国离岸价),如有修改不再另行通知。由于地区关税、商业税、汇率及手续费原因,国际报价可能不同。对于特殊批量报价,请与君硅科技 联络。对于评估板和套件的报价是指一个单位价格。

鸿利彩票jochocoffee.com版权所有   深圳君硅科技有限公司 CopyRight © 2009-2016 粤ICP备13051897号-1
地址:深圳市福田区新亚洲二期三楼N3C078  邮编:518031
电话:0755-82717676、82717179  传真:0755-23997998  jochocoffee.com

在线咨询
QQ:1549241744
电话咨询
索要报价
扫一扫

扫一扫
关注君硅TI

全国免费服务热线
0755-82862345

返回顶部
友情链接:98彩票官网  98彩票平台  万利彩票  万利彩票官网  98彩注册  博乐彩票注册  鸿利彩票