盛世彩票官网

深圳君硅科技有限公司官网 深圳君硅科技有限公司
设为主页   收藏本站      
首页 关于我们 产品展示 库存查询 样品申请 新闻资讯 联系我们
  放大器和线性器件
  音频
  宽带 RF/IF
  时钟和定时
  数据转换器
  芯片/晶圆解决方案
  DLP 产品 & MEMS
  高可靠性产品
  接口
  隔离器件
  逻辑
  电机驱动器
 
产品展示 您现在的位置:君硅科技 > >>产品展示>>DLP 产品 & MEMS>>
TMS320VC5503图片
 产品型号:TMS320VC5503
 库存:2000
 PDF下载:
 样片:申请
 订货:订购
 详细介绍

TMS320VC5503_德州仪器推出定点数字信号处

TMS320VC5503

The TMS320VC5503 fixed-point digital signal processor (DSP) is based on the TMS320C55x DSP generation CPU processor core. The C55x? DSP architecture achieves high performance and low power through increased parallelism and total focus on reduction in power dissipation. The CPU supports an internal bus structure that is composed of one program bus, three data read buses, two data write buses, and additional buses dedicated to peripheral and DMA activity. These buses provide the ability to perform up to three data reads and two data writes in a single cycle. In parallel, the DMA controller can perform up to two data transfers per cycle independent of the CPU activity.

The C55x CPU provides two multiply-accumulate (MAC) units, each capable of 17-bit × 17-bit multiplication in a single cycle. A central 40-bit arithmetic/logic unit (ALU) is supported by an additional 16-bit ALU. Use of the ALUs is under instruction set control, providing the ability to optimize parallel activity and power consumption. These resources are managed in the Address Unit (AU) and Data Unit (DU) of the C55x CPU.

The C55x DSP generation supports a variable byte width instruction set for improved code density. The Instruction Unit (IU) performs 32-bit program fetches from internal or external memory and queues instructions for the Program Unit (PU). The Program Unit decodes the instructions, directs tasks to AU and DU resources, and manages the fully protected pipeline. Predictive branching capability avoids pipeline flushes on execution of conditional instructions.

The 64K bytes of on-chip memory on TMS320VC5503 is sufficient for many hand-held appliances, portable GPS systems, wireless speaker phones, portable PDAs, and gaming devices. Many of these appliances typically require 64K bytes or smaller amount of on-chip memory and need to operate in standby mode for more than 60% to 70% of the time. For applications that require more than 64K bytes of on-chip memory but less than 128K bytes of memory, Texas Instruments (TI) offers the TMS320VC5507 device, which is based on the TMS320C55x DSP core.

The general-purpose input and output functions and the 10-bit A/D provide sufficient pins for status, interrupts, and bit I/O for LCDs, keyboards, and interfaces. The parallel interface operates in two modes, either as a slave to a microcontroller using the HPI port or as a parallel interface using the asynchronous EMIF. Serial is supported through three McBSPs.

The 5503 peripheral set includes an external memory interface (EMIF) that provides glueless access to asynchronous memories like EPROM and SRAM, as well as to high-speed, high-density memories such as synchronous DRAM. Additional peripherals include real-time clock, watchdog timer, and I2C multi-master and slave interface. Three full-duplex multichannel buffered serial ports (McBSPs) provide glueless interface to a variety of industry-standard serial devices, and multichannel communication with up to 128 separately enabled channels. The enhanced host-port interface (HPI) is a 16-bit parallel interface used to provide host processor access to 32K bytes of internal memory on the 5503. The HPI can be configured in either multiplexed or non-multiplexed mode to provide glueless interface to a wide variety of host processors. The DMA controller provides data movement for six independent channel contexts without CPU intervention, providing DMA throughput of up to two 16-bit words per cycle. Two general-purpose timers, up to eight dedicated general-purpose I/O (GPIO) pins, and digital phase-locked loop (DPLL) clock generation are also included.

The 5503 is supported by the industry's award-winning eXpressDSP?, Code Composer Studio? Integrated Development Environment (IDE), DSP/BIOS?, Texas Instruments' algorithm standard, and the industry's largest third-party network. The Code Composer Studio IDE features code generation tools including a C Compiler and Visual Linker, simulator, RTDX?, XDS510? emulation device drivers, and evaluation modules. The 5503 is also supported by the C55x DSP Library which features more than 50 foundational software kernels (FIR filters, IIR filters,

产品特性
  • High-Performance, Low-Power, Fixed-Point TMS320C55? Digital Signal Processor
    • 9.26-, 6.95-, 5-ns Instruction Cycle Time
    • 108-, 144-, 200-MHz Clock Rate
    • One/Two Instruction(s) Executed per Cycle
    • Dual Multipliers [Up to 400 Million Multiply-Accumulates per Second (MMACS)]
    • Two Arithmetic/Logic Units (ALUs)
    • Three Internal Data/Operand Read Buses and Two Internal Data/Operand Write Buses
  • 9.26-, 6.95-, 5-ns Instruction Cycle Time
  • 108-, 144-, 200-MHz Clock Rate
  • One/Two Instruction(s) Executed per Cycle
  • Dual Multipliers [Up to 400 Million Multiply-Accumulates per Second (MMACS)]
  • Two Arithmetic/Logic Units (ALUs)
  • Three Internal Data/Operand Read Buses and Two Internal Data/Operand Write Buses
  • 32K × 16-Bit On-Chip RAM, Composed of:
    • 64K Bytes of Dual-Access RAM (DARAM) 8 Blocks of 4K × 16-Bit
  • 64K Bytes of Dual-Access RAM (DARAM) 8 Blocks of 4K × 16-Bit
  • 64K Bytes of One-Wait-State On-Chip ROM (32K × 16-Bit)
  • 8M × 16-Bit Maximum Addressable External Memory Space (Synchronous DRAM)
  • 16-Bit External Parallel Bus Memory Supporting Either:
    • External Memory Interface (EMIF) With GPIO Capabilities and Glueless Interface to:
      • Asynchronous Static RAM (SRAM)
      • Asynchronous EPROM
      • Synchronous DRAM (SDRAM)
    • 16-Bit Parallel Enhanced Host-Port Interface (EHPI) With GPIO Capabilities
  • External Memory Interface (EMIF) With GPIO Capabilities and Glueless Interface to:
    • Asynchronous Static RAM (SRAM)
    • Asynchronous EPROM
    • Synchronous DRAM (SDRAM)
  • Asynchronous Static RAM (SRAM)
  • Asynchronous EPROM
  • Synchronous DRAM (SDRAM)
  • 16-Bit Parallel Enhanced Host-Port Interface (EHPI) With GPIO Capabilities
  • Programmable Low-Power Control of Six Device Functional Domains
  • On-Chip Scan-Based Emulation Logic
  • On-Chip Peripherals
    • Two 20-Bit Timers
    • Watchdog Timer
    • Six-Channel Direct Memory Access (DMA) Controller
    • Three Multichannel Buffered Serial Ports (McBSPs)
    • Programmable Phase-Locked Loop Clock Generator
    • Seven (LQFP) or Eight (BGA) General-Purpose I/O (GPIO) Pins and a General- Purpose Output Pin (XF)
    • Inter-Integrated Circuit (I2C) Multi-Master and Slave Interface
    • Real-Time Clock (RTC) With Crystal Input, Separate Clock Domain, Separate Power Supply
  • Two 20-Bit Timers
  • Watchdog Timer
  • Six-Channel Direct Memory Access (DMA) Controller
  • Three Multichannel Buffered Serial Ports (McBSPs)
  • Programmable Phase-Locked Loop Clock Generator
  • Seven (LQFP) or Eight (BGA) General-Purpose I/O (GPIO) Pins and a General- Purpose Output Pin (XF)
  • Inter-Integrated Circuit (I2C) Multi-Master and Slave Interface
  • Real-Time Clock (RTC) With Crystal Input, Separate Clock Domain, Separate Power Supply
  • IEEE Std 1149.1(1) (JTAG) Boundary Scan Logic
  • Packages:
    • 144-Terminal Low-Profile Quad Flatpack (LQFP) (PGE Suffix)
    • 179-Terminal MicroStar BGA? (Ball Grid Array) (GHH and ZHH Suffixes)
    • 1.2-V Core (108 MHz), 2.7-V - 3.6-V I/Os
  • 144-Terminal Low-Profile Quad Flatpack (LQFP) (PGE Suffix)
  • 179-Terminal MicroStar BGA? (Ball Grid Array) (GHH and ZHH Suffixes)
  • 1.2-V Core (108 MHz), 2.7-V - 3.6-V I/Os
  • 1.35-V Core (144 MHz), 2.7-V - 3.6-V I/Os
  • 1.6-V Core (200 MHz), 2.7-V - 3.6-V I/Os
参数parametrics
参数 TMS320VC5503
Applications Audio Automotive Communications and Telecom Consumer Electronics Industrial
Operating Systems DSP/BIOS VLX
DSP 1 C55x
DSP Instruction Type Fixed Point
DSP MHz (Max.) 108 144 200
DSP Peak MMACS 400
General Purpose Memory 1 16-bit Async SRAM
DRAM SDRAM
I2C 1
HPI 1 16-bit HPI
McBSP 3
DMA (Ch) 6-Ch
IO Supply (V) 2.7 to 3.6
Operating Temperature Range (C) -40 to 85
Pin/Package 144LQFP 179BGA MICROSTAR
相关产品Companion parts
型号 名称 产品系列 注释
ADS820 10 位 20MSPS ADC,单端/差动输入具有内部基准和 9.5 位 ENOB ANALOG TO DIGITAL CONVERTER - HIGH SPEED ADC (>10MSPS)  
ADS900 10 位 20MSPS ADC,具有单端/差动输入、内部基准和可调节全范围 ANALOG TO DIGITAL CONVERTER - HIGH SPEED ADC (>10MSPS)  
ADS901 10 位 20MSPS ADC,具有单端/差动输入、外部参考和可调节全范围 ANALOG TO DIGITAL CONVERTER - HIGH SPEED ADC (>10MSPS)  
THS10082 具有双通道、并行 DSP/uP 接口、16X FIFO、通道自动扫描、低功耗的 10 位 8MSPS ADC ANALOG TO DIGITAL CONVERTER - PRECISION ADC (<=10MSPS)  
数据表?(1)
标题 类型 大小 (KB) 日期
TMS320VC5503 Fixed-Point Digital Signal Processor PDF 1746 2008年 1月 22日
勘误表?(1)
标题 类型 大小 (KB) 日期
TMS320VC5503 Digital Signal Processor Silicon Errata PDF 308 2008年 4月 14日
应用手册?(5)
标题 类型 大小 (KB) 日期
Board and System Design Considerations for the TMS320VC5503/06/07/09A DSPs PDF 120 2008年 11月 19日
Using the TMS320VC5503/C5506/C5507/C5509/C5509A Bootloader PDF 222 2008年 9月 5日
TMS320VC5503/VC5506/VC5507/C5509A Power Consumption Summary 多种文件格式   2008年 9月 5日
Recommended Power Solutions For TMS320C5509A/07/03 PDF 37 2005年 3月 28日
TMS320VC5503 Hardware Designer's Resource Guide PDF 183 2004年 6月 25日
用户指南?(11)
标题 类型 大小 (KB) 日期
TMS320C55x DSP Peripherals Overview Reference Guide PDF 174 2011年 12月 15日
TMS320VC5503/5507/5509 DSP Host Port Interface (HPI) Reference Guide PDF 112 2009年 6月 11日
TMS320VC5503/5507/5509/5510 Direct Memory Access(DMA) Controller Reference Guide PDF 342 2007年 1月 9日
TMS320VC5503/5507/5509/5510 DSP Timers Reference Guide PDF 248 2006年 4月 11日
TMS320VC5501/5502/5503/5507/5509 DSP Inter-Integrated Circuit (I2C) Module RG PDF 256 2005年 10月 17日
TMS320VC5501/5502/5503/5507/5509/5510 DSP (McBSP) Reference Guide PDF 1288 2005年 4月 14日
TMS320C55x DSP CPU Programmer's Reference Supplement PDF 408 2005年 2月 24日
TMS320VC5503/5507/5509 DSP Real-Time Clock (RTC) Reference Guide PDF 236 2004年 6月 25日
TMS320VC5503/5507/5509 DSP External Memory Interface (EMIF) Reference Guide PDF 570 2004年 6月 4日
TMS320C55x DSP CPU Reference Guide PDF 1096 2004年 2月 25日
TMS320C55x DSP Mnemonic Instruction Set Reference Guide PDF 2328 2002年 10月 11日
白皮书?(1)
标题 类型 大小 (KB) 日期
“Get smart” with TI’s embedded analytics technology PDF 2059 2012年 5月 30日
软件?(5)
培训内容 型号 类型
DSP/BIOS II 实时内核 DSPBIOS DSP/BIOS 实时内核
用于 TMS320C64x+ 和 TMS320C55x 处理器的电信和媒体库 - FAXLIB、VoLIB 和 AEC/AER TELECOMLIB 应用软件与框架
TMS320C55x DSP 库 SPRC100 软件库
TMS320C55x 图像库 SPRC101 软件库
编解码器 - 针对 C55x 器件进行了优化 C55XCODECS 软件编解码器
开发工具?(3)
培训内容 型号 类型
XDS100 低成本调试探针 XDS100 JTAG 仿真器/分析器
XDS560 高性能调试探针 XDS560 JTAG 仿真器/分析器
Code Composer Studio (CCS) 集成开发环境 (IDE) CCSTUDIO 软件开发工具、IDE、编译器
模型?(4)
标题 种类 类型 大小 (KB) 日期
VC5503 PGE BSDL Model BSDL Model ZIP 6?KB 2006年 6月 6日
VC5503 GHH BSDL Model BSDL Model ZIP 6?KB 2006年 6月 6日
VC5503 PGE IBIS Model IBIS Model ZIP 87?KB 2010年 2月 9日
VC5503 GHH IBIS Model IBIS Model ZIP 88?KB 2010年 2月 9日
订购型号Ordering
型号 状态 温度 (oC) 价格(美元) | Quantity 封装 | 引脚 器件标记 封装数量 | 载体
TMS320VC5503GHH ACTIVE -40 to 85 7.36 | 1ku BGA MICROSTAR?(GHH) | 179 VC5503GHH TMS320  
TMS320VC5503PGE ACTIVE -40 to 85 7.36 | 1ku LQFP?(PGE) | 144 VC5503PGE TMS320 60
TMS320VC5503ZHH ACTIVE -40 to 85 7.36 | 1ku BGA MICROSTAR?(ZHH) | 179 VC5503ZHH TMS320 160

这里所列出的美国报价单仅供预算参考,指美元报价(规定订量的每片美元,美国离岸价),如有修改不再另行通知。由于地区关税、商业税、汇率及手续费原因,国际报价可能不同。对于特殊批量报价,请与君硅科技 联络。对于评估板和套件的报价是指一个单位价格。

鸿利彩票jochocoffee.com版权所有   深圳君硅科技有限公司 CopyRight © 2009-2016 粤ICP备13051897号-1
地址:深圳市福田区新亚洲二期三楼N3C078  邮编:518031
电话:0755-82717676、82717179  传真:0755-23997998  jochocoffee.com

在线咨询
QQ:1549241744
电话咨询
索要报价
扫一扫

扫一扫
关注君硅TI

全国免费服务热线
0755-82862345

返回顶部
友情链接:顺发彩票平台  鸿利彩票平台  永利彩票官网  98彩票官网  顺发彩票平台  迅雷彩票注册  大发彩票